Skip to main content

Research Repository

Advanced Search

Rank Metric Decoder Architectures for Random Linear Network Coding with Error Control

Chen, Ning; Yan, Zhiyuan; Gadouleau, Maximilien; Wang, Ying; Suter, Bruce W.

Rank Metric Decoder Architectures for Random Linear Network Coding with Error Control Thumbnail


Authors

Ning Chen

Zhiyuan Yan

Ying Wang

Bruce W. Suter



Abstract

While random linear network coding is a powerful tool for disseminating information in communication networks, it is highly susceptible to errors caused by various sources. Due to error propagation, errors greatly deteriorate the throughput of network coding and seriously undermine both reliability and security of data. Hence, error control for network coding is vital. Recently, constant-dimension codes (CDCs), especially Kötter-Kschischang (KK) codes, have been proposed for error control in random linear network coding. KK codes can also be constructed from Gabidulin codes, an important class of rank metric codes. Rank metric decoders have been recently proposed for both Gabidulin and KK codes, but they have high computational complexities. Furthermore, it is not clear whether such decoders are feasible and suitable for hardware implementations. In this paper, we reduce the complexities of rank metric decoders and propose novel decoder architectures for both codes. The synthesis results of our decoder architectures for Gabidulin and KK codes with limited error-correcting capabilities over small fields show that our architectures not only are affordable, but also achieve high throughput.

Citation

Chen, N., Yan, Z., Gadouleau, M., Wang, Y., & Suter, B. W. (2012). Rank Metric Decoder Architectures for Random Linear Network Coding with Error Control. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(2), 296-309. https://doi.org/10.1109/tvlsi.2010.2096239

Journal Article Type Article
Publication Date Feb 1, 2012
Deposit Date Jan 13, 2012
Publicly Available Date Feb 5, 2016
Journal IEEE transactions on very large scale integration (VLSI) systems.
Print ISSN 1063-8210
Publisher Institute of Electrical and Electronics Engineers
Peer Reviewed Peer Reviewed
Volume 20
Issue 2
Pages 296-309
DOI https://doi.org/10.1109/tvlsi.2010.2096239

Files

Accepted Journal Article (1.3 Mb)
PDF

Copyright Statement
© 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.





You might also like



Downloadable Citations