Cookies

We use cookies to ensure that we give you the best experience on our website. You can change your cookie settings at any time. Otherwise, we'll assume you're OK to continue.


Durham Research Online
You are in:

From statecharts to verilog : a formal approach to hardware/software co-specification.

Qin, S. and Chin, W. N. and He, J. and Qiu, Z. (2006) 'From statecharts to verilog : a formal approach to hardware/software co-specification.', Innovations in systems and software engineering., 2 (1). pp. 17-38.

Abstract

Hardware-Software co-specification is a critical phase in co-design. Our co-specification process starts with a high level graphical description in Statecharts and ends with an equivalent parallel composition of hardware and software descriptions in Verilog. In this paper, we first investigate the Statecharts formalism by providing it a formal syntax and a compositional operational semantics. Based on that, a semantics-preserving linking function is designed to compile specifications written in Statecharts into Verilog. The obtained Verilog specifications are then passed to a partitioning process to generate hardware and software sub-specifications, where the correctness is guaranteed by algebraic laws of Verilog.

Item Type:Article
Additional Information:The original publication is available at www.springerlink.com
Keywords:Operational semantics, Homomorphism, Algebraic laws, Hardware/software partitioning.
Full text:PDF - Accepted Version (437Kb)
Status:Peer-reviewed
Publisher Web site:http://dx.doi.org/10.1007/s11334-005-0020-2
Record Created:23 Apr 2008
Last Modified:14 Jun 2011 16:43

Social bookmarking: del.icio.usConnoteaBibSonomyCiteULikeFacebookTwitterExport: EndNote, Zotero | BibTex
Usage statisticsLook up in GoogleScholar | Find in a UK Library