Qin, S. and Chin, W. N. (2003) 'Mapping statecharts to Verilog for hardware/software co-specification.', in FME 2003 : formal methods : International Symposium of Formal Methods Europe, 8-14 September 2003, Pisa, Italy: proceedings. Berlin: Springer, pp. 282-299. Lecture notes in computer science. (2805).
Hardware-Software co-specification is a critical phase in co-design. Our co-specification process starts with a high level graphical description in Statecharts and ends with an equivalent parallel composition of hardware and software descriptions in Verilog. In this paper, we investigate the statecharts formalism by providing it a formal syntax and a compositional operational semantics. After that, we design a semantics-preserving mapping function to transform a Statecharts description into Verilog specification. We can combine this mapping with our previous formal partitioning process so as to form a more complete and automated co-specification process.
|Item Type:||Book chapter|
|Keywords:||Statecharts, Verilog, Operational semantics, Homomorphism.|
|Full text:||(AM) Accepted Manuscript|
Download PDF (426Kb)
|Publisher Web site:||http://dx.doi.org/10.1007/978-3-540-45236-2_17|
|Publisher statement:||The final publication is available at Springer via http://dx.doi.org/10.1007/978-3-540-45236-2_17|
|Record Created:||16 Nov 2009 16:50|
|Last Modified:||31 Mar 2015 12:50|
|Social bookmarking:||Export: EndNote, Zotero | BibTex|
|Look up in GoogleScholar | Find in a UK Library|