Skip to main content

Research Repository

Advanced Search

The Design of Reliable Circuits Using Logic Redundancy

Cavalcante, Tássio Côrtes; McWilliam, Richard; Purvis, Alan

The Design of Reliable Circuits Using Logic Redundancy Thumbnail


Authors

Tássio Côrtes Cavalcante

Richard McWilliam



Abstract

With the increasing demand for more durable products, the necessity of designing more resilient products is evident. When it comes to electronic systems, many strategies have been applied to enhance the durability and performance of the operating circuits. For a long time, the main focus was to develop increasingly reliable components, however, yield enhancement techniques may not be sufficient for future technologies. As a solution to this, redundancy strategies are being introduced in order to regain reliability of circuits even if the individual components are not as reliable as desired. The use of logic redundancy and series or parallel association of transistors is proposed as a strategy in the design of fault tolerant logic gates (that are the basic elements of many complex computing structures), such as NAND and NOR. Fault injection simulations show that the reliability of these gates in the presence of random stuck-at faults may be increased by our design approach and that the strategy is extensible to more elaborate circuits.

Citation

Cavalcante, T. C., McWilliam, R., & Purvis, A. (2014). The Design of Reliable Circuits Using Logic Redundancy. Procedia CIRP, 22, 138-141. https://doi.org/10.1016/j.procir.2014.07.017

Journal Article Type Article
Publication Date Oct 31, 2014
Deposit Date Jun 4, 2015
Publicly Available Date Nov 4, 2015
Journal Procedia CIRP
Print ISSN 2212-8271
Publisher Elsevier
Peer Reviewed Peer Reviewed
Volume 22
Pages 138-141
DOI https://doi.org/10.1016/j.procir.2014.07.017
Keywords Reliability, Redundancy, Logic gates, Transistor failure.

Files





You might also like



Downloadable Citations